PEG127KA3110Q Electrolytic Capacitor

Buck DC to DC Converter - Switching

KeyzerRochaMoura
Designer42201

KeyzerRochaMoura

Member for

8 years 8 months

3

designs

1

groups

Add a bio to your profile to share information about yourself with other SystemVision users.

Description

This design is a detailed circuit implementation of the more abstract "state-average" buck converter model shown in the companion design example: “Buck DC to DC Converter vs. Linear Regulator”. This example includes the low-pass voltage sense circuit, an op-amp implementation of the difference amplifier and the lead-lag compensators, as well as PWM switching control of a power MOSFET. Simulation results for the line and load transients, ripple rejection and the power consumption are very similar to the results from the abstract model.This design uses a number of "datasheet characterized" components, including the power MOSFET (MCH6337), freewheel diode (NRVBA130LT3G) and op-amps (NCV20071), as well as the passive inductor (MSS1583-105KE_) and capacitor (PEG127KA3110Q) of the power stage . The parameter values of these devices were entered directly from the datasheet for the corresponding part, including the "Maximum Ratings" information.While the simulation time for this switching circuit is significantly longer than for the abstract model, more detailed information about the circuit’s signals and components is available. This includes the component stress levels, which are monitored within all the "datasheet" models. For example, the stress indicator for the power inductor shows that the maximum RMS current level is exceeded under this simulated operating condition (i.e. stress_ratio_current_rms &gt; 1.0).The companion design, "TDFS Loop Stability for Buck DC to DC Converter - Switching", demonstrates a method to directly assess the open-loop frequency response, and hence the stability margin, of this converter. The TDFS (Time Domain Frequency Sweep) method circumvents the need for state-average models of the switching elements.

About text formats

Buck DC to DC Converter - Switching

GT
Designer59156

GT

Member for

8 years 6 months

1

designs

1

groups

Add a bio to your profile to share information about yourself with other SystemVision users.

Description

This design is a detailed circuit implementation of the more abstract "state-average" buck converter model shown in the companion design example: “Buck DC to DC Converter vs. Linear Regulator”. This example includes the low-pass voltage sense circuit, an op-amp implementation of the difference amplifier and the lead-lag compensators, as well as PWM switching control of a power MOSFET. Simulation results for the line and load transients, ripple rejection and the power consumption are very similar to the results from the abstract model.This design uses a number of "datasheet characterized" components, including the power MOSFET (MCH6337), freewheel diode (NRVBA130LT3G) and op-amps (NCV20071), as well as the passive inductor (MSS1583-105KE_) and capacitor (PEG127KA3110Q) of the power stage . The parameter values of these devices were entered directly from the datasheet for the corresponding part, including the "Maximum Ratings" information.While the simulation time for this switching circuit is significantly longer than for the abstract model, more detailed information about the circuit’s signals and components is available. This includes the component stress levels, which are monitored within all the "datasheet" models. For example, the stress indicator for the power inductor shows that the maximum RMS current level is exceeded under this simulated operating condition (i.e. stress_ratio_current_rms &gt; 1.0).The companion design, "TDFS Loop Stability for Buck DC to DC Converter - Switching", demonstrates a method to directly assess the open-loop frequency response, and hence the stability margin, of this converter. The TDFS (Time Domain Frequency Sweep) method circumvents the need for state-average models of the switching elements.

About text formats

Buck DC to DC Converter - Switching

Sarliman
Designer45121

Sarliman

Member for

8 years 8 months

1

designs

1

groups

Add a bio to your profile to share information about yourself with other SystemVision users.

Description

This design is a detailed circuit implementation of the more abstract "state-average" buck converter model shown in the companion design example: “Buck DC to DC Converter vs. Linear Regulator”. This example includes the low-pass voltage sense circuit, an op-amp implementation of the difference amplifier and the lead-lag compensators, as well as PWM switching control of a power MOSFET. Simulation results for the line and load transients, ripple rejection and the power consumption are very similar to the results from the abstract model.This design uses a number of "datasheet characterized" components, including the power MOSFET (MCH6337), freewheel diode (NRVBA130LT3G) and op-amps (NCV20071), as well as the passive inductor (MSS1583-105KE_) and capacitor (PEG127KA3110Q) of the power stage . The parameter values of these devices were entered directly from the datasheet for the corresponding part, including the "Maximum Ratings" information.While the simulation time for this switching circuit is significantly longer than for the abstract model, more detailed information about the circuit’s signals and components is available. This includes the component stress levels, which are monitored within all the "datasheet" models. For example, the stress indicator for the power inductor shows that the maximum RMS current level is exceeded under this simulated operating condition (i.e. stress_ratio_current_rms &gt; 1.0).The companion design, "TDFS Loop Stability for Buck DC to DC Converter - Switching", demonstrates a method to directly assess the open-loop frequency response, and hence the stability margin, of this converter. The TDFS (Time Domain Frequency Sweep) method circumvents the need for state-average models of the switching elements.

About text formats

TDFS Loop Stability for Buck DC to DC Converter - Switching

DGB
Designer12

DGB

Member for

11 years 2 months

116

designs

10

groups

Add a bio to your profile to share information about yourself with other SystemVision users.

Description

This design demonstrates the use of the TDFS (Time Domain Frequency Sweep) simulation method, to measure the open-loop frequency response of an operating closed-loop system containing switching elements.The stability of the "Buck DC to DC Converter - Switching" design is assessed. This is a switching circuit, it does not use a state-average model for the modulator, so the standard AC Analysis method cannot be used. Rather, the frequency response is generated from time-domain simulation results. The TDFS approach can also be used for systems that contain sampling or digital control aspects.This particular example is directly comparable to the design titled "TDFS Loop Stability for Buck DC to DC Converter - State Average". In that design, both the TDFS and AC Analysis methods are used to measure the open loop transfer function of an equivalent non-switching circuit.Note that the approach used to characterize the loop stability, by injecting a small sinusoidal stimulus signal in series with the loop and then measuring the complex ratio of the ground referenced return signal to the injected signal, is described in:D. Venable, “Testing Power Sources for Stability”, Venable technical paper #1, Venable Industries

About text formats

Buck DC to DC Converter - Switching

DGB
Designer12

DGB

Member for

11 years 2 months

116

designs

10

groups

Add a bio to your profile to share information about yourself with other SystemVision users.

Description

This design is a detailed circuit implementation of the more abstract "state-average" buck converter model shown in the companion design example: “Buck DC to DC Converter vs. Linear Regulator”. This example includes the low-pass voltage sense circuit, an op-amp implementation of the difference amplifier and the lead-lag compensators, as well as PWM switching control of a power MOSFET. Simulation results for the line and load transients, ripple rejection and the power consumption are very similar to the results from the abstract model.This design uses a number of "datasheet characterized" components, including the power MOSFET (MCH6337), freewheel diode (NRVBA130LT3G) and op-amps (NCV20071), as well as the passive inductor (MSS1583-105KE_) and capacitor (PEG127KA3110Q) of the power stage . The parameter values of these devices were entered directly from the datasheet for the corresponding part, including the "Maximum Ratings" information.While the simulation time for this switching circuit is significantly longer than for the abstract model, more detailed information about the circuit’s signals and components is available. This includes the component stress levels, which are monitored within all the "datasheet" models. For example, the stress indicator for the power inductor shows that the maximum RMS current level is exceeded under this simulated operating condition (i.e. stress_ratio_current_rms &gt; 1.0).The companion design, "TDFS Loop Stability for Buck DC to DC Converter - Switching", demonstrates a method to directly assess the open-loop frequency response, and hence the stability margin, of this converter. The TDFS (Time Domain Frequency Sweep) method circumvents the need for state-average models of the switching elements.

About text formats

DC-ABOSAAD

m5
Designer35551

m5

Member for

8 years 10 months

2

designs

1

groups

Add a bio to your profile to share information about yourself with other SystemVision users.

TDFS Loop Stability for Buck DC to DC Converter - Switching

elshemi
Designer27906

elshemi

Member for

8 years 11 months

5

designs

1

groups

Add a bio to your profile to share information about yourself with other SystemVision users.

Description

This design demonstrates the use of the TDFS (Time Domain Frequency Sweep) simulation method, to measure the open-loop frequency response of an operating closed-loop system containing switching elements.The stability of the "Buck DC to DC Converter - Switching" design is assessed. This is a switching circuit, it does not use a state-average model for the modulator, so the standard AC Analysis method cannot be used. Rather, the frequency response is generated from time-domain simulation results. The TDFS approach can also be used for systems that contain sampling or digital control aspects.This particular example is directly comparable to the design titled "TDFS Loop Stability for Buck DC to DC Converter - State Average". In that design, both the TDFS and AC Analysis methods are used to measure the open loop transfer function of an equivalent non-switching circuit.To see the open-loop transfer function results, open the waveform viewer folder "Swept Frequency Response Measure -&gt; open_loop_response_complex", and plot the waveforms "dbMag" and "phase".Note that the approach used to characterize the loop stability, by injecting a small sinusoidal stimulus signal in series with the loop and then measuring the complex ratio of the ground referenced return signal to the injected signal, is described in:D. Venable, “Testing Power Sources for Stability”, Venable technical paper #1, Venable Industries

About text formats

Buck DC to DC - Hybrid

Mike Donnelly
Designer19

Mike Donnelly

Member for

11 years 2 months

1,709

designs

10

groups

Member of the PartQuest Explore Development Team. Focused on modeling and simulation of analog, mixed-signal and multi-discipline systems covering a broad range of applications, including power electronics, controls and mechatronic systems.

Description

This design is a "hybrid" circuit implementation of the Buck DC to DC converter, that uses the "state-average" buck model shown in the companion design example: “Buck DC to DC Converter vs. Linear Regulator” but also the low-pass voltage sense circuit, an op-amp implementation of the difference amplifier and the lead-lag compensators used in the full detail implementation shown in the example "Buck DC to DC Converter - Switching". Simulation results for the line and load transients, ripple rejection and the power consumption are very similar to the results from the abstract model.This design uses a number of "datasheet characterized" components, including the op-amps (NCV20071) and the passive inductor (MSS1583-105KE_) and capacitor (PEG127KA3110Q) of the power stage . The parameter values of these devices were entered directly from the datasheet for the corresponding part, including the "Maximum Ratings" information.The simulation of this hybrid circuit runs quickly, like the original state-average model, but it give more detailed information about component sizing and performance requirements.

About text formats

Buck DC to DC Converter - Switching

Gobiwan
Designer25691

Gobiwan

Member for

8 years 11 months

1

designs

1

groups

Add a bio to your profile to share information about yourself with other SystemVision users.

Description

This design is a detailed circuit implementation of the more abstract "state-average" buck converter model shown in the companion design example: “Buck DC to DC Converter vs. Linear Regulator”. This example includes the low-pass voltage sense circuit, an op-amp implementation of the difference amplifier and the lead-lag compensators, as well as PWM switching control of a power MOSFET. Simulation results for the line and load transients, ripple rejection and the power consumption are very similar to the results from the abstract model.This design uses a number of "datasheet characterized" components, including the power MOSFET (MCH6337), freewheel diode (NRVBA130LT3G) and op-amps (NCV20071), as well as the passive inductor (MSS1583-105KE_) and capacitor (PEG127KA3110Q) of the power stage . The parameter values of these devices were entered directly from the datasheet for the corresponding part, including the "Maximum Ratings" information.While the simulation time for this switching circuit is significantly longer than for the abstract model, more detailed information about the circuit’s signals and components is available. This includes the component stress levels, which are monitored within all the "datasheet" models. For example, the stress indicator for the power inductor shows that the maximum RMS current level is exceeded under this simulated operating condition (i.e. stress_ratio_current_rms &gt; 1.0).The companion design, "TDFS Loop Stability for Buck DC to DC Converter - Switching", demonstrates a method to directly assess the open-loop frequency response, and hence the stability margin, of this converter. The TDFS (Time Domain Frequency Sweep) method circumvents the need for state-average models of the switching elements.

About text formats

Buck DC to DC Converter - Switching

DavidNicholls
Designer21436

DavidNicholls

Member for

8 years 11 months

2

designs

1

groups

Add a bio to your profile to share information about yourself with other SystemVision users.

Description

This design is a detailed circuit implementation of the more abstract "state-average" buck converter model shown in the companion design example: “Buck DC to DC Converter vs. Linear Regulator”. This example includes the low-pass voltage sense circuit, an op-amp implementation of the difference amplifier and the lead-lag compensators, as well as PWM switching control of a power MOSFET. Simulation results for the line and load transients, ripple rejection and the power consumption are very similar to the results from the abstract model.This design uses a number of "datasheet characterized" components, including the power MOSFET (MCH6337), freewheel diode (NRVBA130LT3G) and op-amps (NCV20071), as well as the passive inductor (MSS1583-105KE_) and capacitor (PEG127KA3110Q) of the power stage . The parameter values of these devices were entered directly from the datasheet for the corresponding part, including the "Maximum Ratings" information.While the simulation time for this switching circuit is significantly longer than for the abstract model, more detailed information about the circuit’s signals and components is available. This includes the component stress levels, which are monitored within all the "datasheet" models. For example, the stress indicator for the power inductor shows that the maximum RMS current level is exceeded under this simulated operating condition (i.e. stress_ratio_current_rms &gt; 1.0).The companion design, "TDFS Loop Stability for Buck DC to DC Converter - Switching", demonstrates a method to directly assess the open-loop frequency response, and hence the stability margin, of this converter. The TDFS (Time Domain Frequency Sweep) method circumvents the need for state-average models of the switching elements.

About text formats

Terms of Use Cookie Notice Data Privacy Notice

KeyzerRochaMouraDesigner42201

Member for

GTDesigner59156

Member for

SarlimanDesigner45121

Member for

DGBDesigner12

Member for

DGBDesigner12

Member for

m5Designer35551

Member for

elshemiDesigner27906

Member for

Mike DonnellyDesigner19

Member for

GobiwanDesigner25691

Member for

DavidNichollsDesigner21436

Member for

KeyzerRochaMoura
Designer42201

GT
Designer59156

Sarliman
Designer45121

DGB
Designer12

DGB
Designer12

m5
Designer35551

elshemi
Designer27906

Mike Donnelly
Designer19

Gobiwan
Designer25691

DavidNicholls
Designer21436